

## 131,072-word × 8-bit High-Speed CMOS Static RAM

### Description

The CXK581000ATM/AYM/AM/AP are high speed CMOS static RAMs organized as 131,072-words-by-8-bits.

A polysilicon TFT cell technology realizes extremely low stand-by current and higher data retention stability.

Special features are low power consumption, high speed and a broad package line-up.

The CXK581000ATM/AYM/AM/AP are suitable RAMs for portable equipment with battery backup.

### Features

- Extended operating temperature range: (-25°C to +85°C)
- Fast access time: -70LLX 70ns (max.)  
-10LLX 100ns (max.)
- Low standby current: 40µA (max.)
- Low data retention current: 24µA (max.)
- Single +5V supply: +5V ± 10%
- Low voltage data retention: 2.0V (min.)
- Broad package line-up

ATM/AYM 8mm × 20mm 32 pin TSOP pkg.

AM 525mil 32 pin SOP package


AP 600mil 32 pin DIP package

### Functions


131072 word × 8 bit static RAM

### Structure


Silicon gate CMOS IC



### Block Diagram



Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

**Pin Configuration (Top View)****Pin Description**

Symbol	Description
A0 to A16	Address input
I/O1 to I/O8	Data input output
CE1, CE2	Chip enable 1, 2 input
WE	Write enable input
OE	Output enable input
VCC	Power supply
GND	Ground
NC	No connection

**Absolute Maximum Ratings**

(Ta = +25°C, GND = 0V)

Item	Symbol		Rating	Unit
Supply voltage	Vcc		−0.5 to +7.0	V
Input voltage	VIN		−0.5* to Vcc+0.5	
Input and output voltage	Vi/O		−0.5* to Vcc+0.5	
Allowable power dissipation	PD	CXK581000AP		1.0
		CXK581000ATM/AYM/AM		0.7
Operating temperature	Topr		−25 to +85	°C
Storage temperature	Tstg		−55 to +150	
Soldering temperature	Tsolder	CXK581000AP		260 • 10
		CXK581000ATM/AYM/AM		235 • 10

\*VIN Vi/O = −3.0V min. for pulse width less than 50ns.

**Truth Table**

CE1	CE2	OE	WE	Mode	I/O Pin	Vcc Current
H	x	x	x	Not selected	High Z	ISB1, ISB2
x	L	x	x	Not selected	High Z	ISB1, ISB2
L	H	H	H	Output disable	High Z	ICC1, ICC2, ICC3
L	H	L	H	Read	Data out	ICC1, ICC2, ICC3
L	H	x	L	Write	Data in	ICC1, ICC2, ICC3

x: "H" or "L"

**DC Recommended Operating Conditions**

(Ta = −25 to +85°C, GND = 0V)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply voltage	Vcc	4.5	5.0	5.5	V
Input high voltage	ViH	2.4	—	Vcc+0.3	
Input low voltage	VIL	−0.3*	—	0.6	

\*VIL = −3.0V min. for pulse width less than 50ns.

**Electrical Characteristics**

## • DC Characteristics

(V<sub>CC</sub> = 5V ± 10%, GND = 0V, Ta = -25 to +85°C)

Item	Symbol	Test Conditions		Min.	Typ.*	Max.	Unit
Input leakage current	I <sub>LI</sub>	V <sub>IN</sub> = GND to V <sub>CC</sub>		-1	—	1	μA
Output leakage current	I <sub>LO</sub>	CE <sub>1</sub> = V <sub>IH</sub> or CE <sub>2</sub> = V <sub>IL</sub> or OE = V <sub>IH</sub> or WE = V <sub>IL</sub> V <sub>I/O</sub> = GND to V <sub>CC</sub>		-1	—	1	
Operating power supply current	I <sub>CC1</sub>	CE <sub>1</sub> = V <sub>IL</sub> , CE <sub>2</sub> = V <sub>IH</sub> V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> I <sub>OUT</sub> = 0mA		—	7	15	mA
Average operating current	I <sub>CC2</sub>	Min. cycle duty = 100% I <sub>OUT</sub> = 0mA	70LLX	—	40	80	mA
			10LLX	—	35	60	
Standby current	I <sub>SB1</sub>	Cycle time 1μs duty = 100% I <sub>OUT</sub> = 0mA CE <sub>1</sub> ≤ 0.2V CE <sub>2</sub> ≥ V <sub>CC</sub> -0.2V V <sub>IL</sub> ≤ 0.2V V <sub>IH</sub> ≥ V <sub>CC</sub> -0.2V	-25 to +85°C	—	—	40	μA
			-25 to +70°C	—	—	20	
			-25 to +40°C	—	—	4	
			+25°C	—	0.7	2	
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -1.0mA	—	2.4	—	—	V
			—	0.6	3	—	
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 2.1mA	—	—	—	0.4	V

\* V<sub>CC</sub> = 5V, Ta = +25°C**I/O Capacitance**

(Ta = +25°C, f = 1MHz)

Item	Symbol	Test Conditions		Min.	Typ.	Max.	Unit
Input capacitance	C <sub>IN</sub>	V <sub>IN</sub> =0V		—	—	7	pF
I/O capacitance	C <sub>I/O</sub>	V <sub>I/O</sub> =0V		—	—	8	

Note) This parameter is sampled and is not 100% tested.


**AC Characteristics**

- AC Test Conditions      ( $V_{CC} = 5V \pm 10\%$ ,  $T_a = -25$  to  $+85^\circ C$ )

Item	Conditions
Input pulse high level	$V_{IH} = 2.4V$
Input pulse low level	$V_{IL} = 0.6V$
Input rise time	$t_r = 5ns$
Input fall time	$t_f = 5ns$
Input and output reference level	1.5V
Output load conditions	$C_L^* = 100pF$ , 1TTL

\*  $C_L$  includes scope and jig capacitances.

- Test Circuit



- Read Cycle ( $\overline{WE}$  = "H")

Item	Symbol	-70LLX		-10LLX		Unit
		Min.	Max.	Min.	Max.	
Read cycle time	t <sub>RC</sub>	70	—	100	—	ns
Address access time	t <sub>AA</sub>	—	70	—	100	
Chip enable access time ( $\overline{CE1}$ )	t <sub>CO1</sub>	—	70	—	100	
Chip enable access time (CE2)	t <sub>CO2</sub>	—	70	—	100	
Output enable to output valid	t <sub>OE</sub>	—	40	—	50	
Output hold from address change	t <sub>OH</sub>	10	—	10	—	
Chip enable to output in low Z ( $\overline{CE1}, \overline{CE2}$ )	t <sub>LZ1,tLZ2</sub>	10	—	10	—	
Output enable to output in low Z ( $\overline{OE}$ )	t <sub>OLZ</sub>	5	—	5	—	
Chip disable to output in high Z (CE1, CE2)	t <sub>HZ1*,tHZ2*</sub>	—	25	—	35	
Output disable to output in high Z ( $\overline{OE}$ )	t <sub>OHZ*</sub>	—	25	—	35	

\* t<sub>HZ1</sub>, t<sub>HZ2</sub> and t<sub>OHZ</sub> are defined as the time required for outputs to turn to high impedance state and are not referred to as output voltage levels.


- Write Cycle

Item	Symbol	-70LLX		-10LLX		Unit
		Min.	Max.	Min.	Max.	
Write cycle time	t <sub>WC</sub>	70	—	100	—	ns
Address valid to end of write	t <sub>AW</sub>	60	—	70	—	
Chip enable to end of write	t <sub>CW</sub>	60	—	70	—	
Data to write time overlap	t <sub>DW</sub>	30	—	40	—	
Data hold from write time	t <sub>DH</sub>	0	—	0	—	
Write pulse width	t <sub>WP</sub>	50	—	70	—	
Address setup time	t <sub>AS</sub>	0	—	0	—	
Write recovery time ( $\overline{WE}$ )	t <sub>WR</sub>	5	—	5	—	
Write recovery time ( $\overline{CE1}, CE2$ )	t <sub>WR1</sub>	0	—	0	—	
Output active from end of write	t <sub>OW</sub>	10	—	10	—	
Write to output in high Z	t <sub>WHZ*</sub>	—	25	—	30	


\* t<sub>WHZ</sub> is defined as the time required for outputs to turn to high impedance state and is not referred to as output voltage level.

**Timing Waveform**


- Read Cycle (1):  $\overline{CE1} = \overline{OE} = V_{IL}$ ,  $CE2 = V_{IH}$ ,  $\overline{WE} = V_{IH}$




- Read Cycle (2):  $\overline{WE} = V_{IH}$




- Write Cycle (1): WE Control



- Write Cycle (2): CE1 Control



- Write Cycle (3): CE2 Control



Notes)


\*1 Write is executed when both  $\overline{CE1}$  and  $\overline{WE}$  are at low and  $CE2$  is at high simultaneously.

\*2 Do not apply the data input voltage of the opposite phase to the output while I/O pin is in output condition.


\*3 tWR1 is tested from either the rising edge of  $\overline{CE1}$  or the falling edge of  $CE2$ , whichever comes earlier, until the end of the write cycle.

**Data Retention Waveform**

- Low supply voltage data retention waveform (1) ( $\overline{\text{CE1}}$  Control)



- Low supply voltage data retention waveform (2) (CE2 Control)







**Data Retention Characteristics**







(Ta = -25 to +85°C)

Item	Symbol	Test conditions		Min.	Typ.	Max.	Unit
Data retention voltage	V <sub>DR</sub>	*1		2.0	—	5.5	V
Data retention current	I <sub>CCDR1</sub>	V <sub>CC</sub> = 3.0V* <sup>1</sup>	-25 to +85°C	—	—	24	μA
			-25 to +70°C	—	—	12	
			-25 to +40°C	—	—	2.4	
			+25°C	—	0.4	1.2	
	I <sub>CCDR2</sub>	V <sub>CC</sub> = 2.0 to 5.5V* <sup>1</sup>		—	0.7* <sup>2</sup>	40	
Data retention setup time	t <sub>CDRS</sub>	Chip disable to data retention mode		0	—	—	ns
Recovery time	t <sub>R</sub>			5	—	—	ms


Notes)

\*1  $\overline{\text{CE1}} \geq \text{V}_{\text{CC}} - 0.2\text{V}$ ,  $\text{CE2} \geq \text{V}_{\text{CC}} - 0.2\text{V}$  [ $\overline{\text{CE1}}$  control] or  $\text{CE2} \leq 0.2\text{V}$  [CE2 control]\*2  $\text{V}_{\text{CC}} = 5\text{V}$ , Ta = +25°C

**Example of Representative Characteristics**



## Package Outline Unit : mm


**CXK581000ATM**

NOTE : \*NOT INCLUDE MOLD FNS.

SONY CODE	TSOP-32P-L01
EIAJ CODE	TSOP032-P-0820-A
JEDEC CODE	—

## PACKAGE STRUCTURE

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE WEIGHT	0.3g

**CXK581000AYM**

NOTE Dimension g does not include mold protrusion.

DETAIL A

SONY CODE	TSOP-32P-L01R
EIAJ CODE	TSOP032-P-0820-B
JEDEC CODE	—


## PACKAGE STRUCTURE

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE WEIGHT	0.3g

**Package Outline** Unit : mm

CXK581000AM

32PIN SOP (PLASTIC) 525M IL




## PACKAGE STRUCTURE

SONY CODE	SOP-32P-L02	PACKAGE MATER'AL	EPOXY RESIN
ERJ CODE	*SOP032-P-0525-A	LEAD TREATMENT	SOLDER PLATING
JEDEC CODE		LEAD MATER'AL	42 ALLOY
		PACKAGE WEIGHT	1.2

CXK581000AP

32PIN DIP (PLASTIC) 600M IL



## PACKAGE STRUCTURE

SONY CODE	DIP-32P-01	PACKAGE MATER'AL	EPOXY RESIN
ERJ CODE	DIP32P-0600-A	LEAD TREATMENT	SOLDER PLATING
JEDEC CODE		LEAD MATER'AL	42 ALLOY
		PACKAGE WEIGHT	4.5g