

**131,072-word × 8-bit High-Speed CMOS Static RAM**

**Description**

The CXK581000ATM/AYM/AM/AP are high speed CMOS static RAMs organized as 131,072-words-by-8-bits.

A polysilicon TFT cell technology realizes extremely low stand-by current and higher data retention stability.

Special features are low power consumption, high speed and a broad package line-up.

The CXK581000ATM/AYM/AM/AP are suitable RAMs for portable equipment with battery backup.

**Features**

- Extended operating temperature range: (−25°C to +85°C)
- Fast access time: −70LLX 70ns (max.)  
−10LLX 100ns (max.)
- Low standby current: 40μA (max.)
- Low data retention current: 24μA (max.)
- Single +5V supply: +5V ± 10%
- Low voltage data retention: 2.0V (min.)
- Broad package line-up


ATM/AYM	8mm × 20mm 32 pin TSOP pkg.
AM	525mil 32 pin SOP package
AP	600mil 32 pin DIP package

**Functions**


131072 word × 8 bit static RAM

**Structure**

Silicon gate CMOS IC






**Block Diagram**



Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Pin Configuration (Top View)



Pin Description

Symbol	Description
A0 to A16	Address input
I/O1 to I/O8	Data input output
CE1, CE2	Chip enable 1, 2 input
WE	Write enable input
OE	Output enable input
Vcc	Power supply
GND	Ground
NC	No connection

## Absolute Maximum Ratings

(Ta = +25°C, GND = 0V)

Item	Symbol	Rating	Unit	
Supply voltage	VCC	-0.5 to +7.0	V	
Input voltage	VIN	-0.5* to VCC+0.5		
Input and output voltage	VI/O	-0.5* to VCC+0.5		
Allowable power dissipation	PD	CXK581000AP	1.0	W
		CXK581000ATM/AYM/AM	0.7	
Operating temperature	Topr	-25 to +85	°C	
Storage temperature	Tstg	-55 to +150		
Soldering temperature	T <sub>solder</sub>	CXK581000AP	260 • 10	°C • s
		CXK581000ATM/AYM/AM	235 • 10	

\*VIN VI/O = -3.0V min. for pulse width less than 50ns.

## Truth Table

$\overline{CE1}$	CE2	$\overline{OE}$	$\overline{WE}$	Mode	I/O Pin	VCC Current
H	×	×	×	Not selected	High Z	ISB1, ISB2
×	L	×	×	Not selected	High Z	ISB1, ISB2
L	H	H	H	Output disable	High Z	ICC1, ICC2, ICC3
L	H	L	H	Read	Data out	ICC1, ICC2, ICC3
L	H	×	L	Write	Data in	ICC1, ICC2, ICC3

x: "H" or "L"

## DC Recommended Operating Conditions

(Ta = -25 to +85°C, GND = 0V)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply voltage	VCC	4.5	5.0	5.5	V
Input high voltage	V <sub>IH</sub>	2.4	—	VCC+0.3	
Input low voltage	V <sub>IL</sub>	-0.3*	—	0.6	

\*V<sub>IL</sub> = -3.0V min. for pulse width less than 50ns.

**Electrical Characteristics**

• DC Characteristics

(V<sub>CC</sub> = 5V ± 10%, GND = 0V, Ta = -25 to +85°C)

Item	Symbol	Test Conditions		Min.	Typ.*	Max.	Unit
Input leakage current	I <sub>LI</sub>	V <sub>IN</sub> = GND to V <sub>CC</sub>		-1	—	1	μA
Output leakage current	I <sub>LO</sub>	$\overline{CE1} = V_{IH}$ or $\overline{CE2} = V_{IL}$ or $\overline{OE} = V_{IH}$ or $\overline{WE} = V_{IL}$ V <sub>I/O</sub> = GND to V <sub>CC</sub>		-1	—	1	
Operating power supply current	I <sub>CC1</sub>	$\overline{CE1} = V_{IL}$ , $\overline{CE2} = V_{IH}$ V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> I <sub>OUT</sub> = 0mA		—	7	15	mA
Average operating current	I <sub>CC2</sub>	Min. cycle duty = 100% I <sub>OUT</sub> = 0mA	70LLX	—	40	80	
			10LLX	—	35	60	
	I <sub>CC3</sub>	Cycle time 1μs duty = 100% I <sub>OUT</sub> = 0mA $\overline{CE1} \leq 0.2V$ $\overline{CE2} \geq V_{CC} - 0.2V$ $V_{IL} \leq 0.2V$ $V_{IH} \geq V_{CC} - 0.2V$		—	10	20	
Standby current	I <sub>SB1</sub>	$\overline{CE2} \leq 0.2V$ or $\overline{CE1} \geq V_{CC} - 0.2V$ $\overline{CE2} \geq V_{CC} - 0.2V$	-25 to +85°C	—	—	40	μA
			-25 to +70°C	—	—	20	
			-25 to +40°C	—	—	4	
			+25°C	—	0.7	2	
	I <sub>SB2</sub>	$\overline{CE1} = V_{IH}$ or $\overline{CE2} = V_{IL}$	—	0.6	3	mA	
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -1.0mA		2.4	—	—	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 2.1mA		—	—	0.4	

\* V<sub>CC</sub> = 5V, Ta = +25°C

**I/O Capacitance**

(Ta = +25°C, f = 1MHz)

Item	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Input capacitance	C <sub>IN</sub>	V <sub>IN</sub> =0V	—	—	7	pF
I/O capacitance	C <sub>I/O</sub>	V <sub>I/O</sub> =0V	—	—	8	

Note) This parameter is sampled and is not 100% tested.


**AC Characteristics**

- AC Test Conditions (VCC = 5V ± 10%, Ta = -25 to +85°C)

Item	Conditions
Input pulse high level	V <sub>IH</sub> = 2.4V
Input pulse low level	V <sub>IL</sub> = 0.6V
Input rise time	tr = 5ns
Input fall time	tf = 5ns
Input and output reference level	1.5V
Output load conditions	CL* = 100pF, 1TTL

\* CL includes scope and jig capacitances.

- Test Circuit



- Read Cycle ( $\overline{WE} = "H"$ )

Item	Symbol	-70LLX		-10LLX		Unit
		Min.	Max.	Min.	Max.	
Read cycle time	tRC	70	—	100	—	ns
Address access time	tAA	—	70	—	100	
Chip enable access time ( $\overline{CE1}$ )	tCO1	—	70	—	100	
Chip enable access time (CE2)	tCO2	—	70	—	100	
Output enable to output valid	tOE	—	40	—	50	
Output hold from address change	tOH	10	—	10	—	
Chip enable to output in low Z ( $\overline{CE1}$ , CE2)	tLZ1,tLZ2	10	—	10	—	
Output enable to output in low Z ( $\overline{OE}$ )	tOLZ	5	—	5	—	
Chip disable to output in high Z (CE1, CE2)	tHZ1*,tHZ2*	—	25	—	35	
Output disable to output in high Z ( $\overline{OE}$ )	tOHZ*	—	25	—	35	

\* tHZ1, tHZ2 and tOHZ are defined as the time required for outputs to turn to high impedance state and are not referred to as output voltage levels.


- Write Cycle

Item	Symbol	-70LLX		-10LLX		Unit
		Min.	Max.	Min.	Max.	
Write cycle time	tWC	70	—	100	—	ns
Address valid to end of write	tAW	60	—	70	—	
Chip enable to end of write	tCW	60	—	70	—	
Data to write time overlap	tDW	30	—	40	—	
Data hold from write time	tDH	0	—	0	—	
Write pulse width	tWP	50	—	70	—	
Address setup time	tAS	0	—	0	—	
Write recovery time ( $\overline{WE}$ )	tWR	5	—	5	—	
Write recovery time ( $\overline{CE1}$ , CE2)	tWR1	0	—	0	—	
Output active from end of write	tOW	10	—	10	—	
Write to output in high Z	tWHZ*	—	25	—	30	


\* tWHZ is defined as the time required for outputs to turn to high impedance state and is not referred to as output voltage level.

**Timing Waveform**


- Read Cycle (1):  $\overline{CE1} = \overline{OE} = V_{IL}$ ,  $CE2 = V_{IH}$ ,  $\overline{WE} = V_{IH}$




- Read Cycle (2):  $\overline{WE} = V_{IH}$



• Write Cycle (1):  $\overline{\text{WE}}$  Control




• Write Cycle (2):  $\overline{\text{CE1}}$  Control





• Write Cycle (3): CE2 Control




Notes)


- \*1 Write is executed when both  $\overline{\text{CE1}}$  and  $\overline{\text{WE}}$  are at low and CE2 is at high simultaneously.
- \*2 Do not apply the data input voltage of the opposite phase to the output while I/O pin is in output condition.
- \*3 tWR1 is tested from either the rising edge of CE1 or the falling edge of CE2, whichever comes earlier, until the end of the write cycle.

**Data Retention Waveform**

- Low supply voltage data retention waveform (1) ( $\overline{\text{CE1}}$  Control)



- Low supply voltage data retention waveform (2) ( $\overline{\text{CE2}}$  Control)



**Data Retention Characteristics**

(Ta = -25 to +85°C)







Item	Symbol	Test conditions	Min.	Typ.	Max.	Unit	
Data retention voltage	VDR	*1	2.0	—	5.5	V	
Data retention current	ICCDR1	VCC = 3.0V*1	-25 to +85°C	—	—	24	μA
			-25 to +70°C	—	—	12	
			-25 to +40°C	—	—	2.4	
			+25°C	—	0.4	1.2	
	ICCDR2	VCC = 2.0 to 5.5V*1	—	0.7*2	40		
Data retention setup time	tCDRS	Chip disable to data retention mode	0	—	—	ns	
Recovery time	tR		5	—	—	ms	







Notes)

\*1  $\overline{\text{CE1}} \geq V_{CC} - 0.2V$ ,  $\overline{\text{CE2}} \geq V_{CC} - 0.2V$  [ $\overline{\text{CE1}}$  control] or  $\overline{\text{CE2}} \leq 0.2V$  [ $\overline{\text{CE2}}$  control]

\*2 VCC = 5V, Ta = +25°C

Example of Representative Characteristics







Package Outline Unit : mm

CXK581000ATM

32PN TSOP (PLASTIC)



NOTE : NOT INCLUDE MOLD FNS.



PACKAGE STRUCTURE

SONY CODE	TSOP-32P-L01
EAJ CODE	TSOP032P-0820-A
JEDEC CODE	

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE WEIGHT	0.3g

CXK581000AYM

32PN TSOP (PLASTIC)



NOTE Dimensioning does not include mold protrusion.

DETAIL A

PACKAGE STRUCTURE


SONY CODE	TSOP-32P-L01R
EAJ CODE	TSOP032P-0820-B
JEDEC CODE	

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE WEIGHT	0.3g

Package Outline Unit : mm

CXK581000AM

32PIN SOP(PLASTIC) 525MIL




PACKAGE STRUCTURE

SONY CODE	SOP-32P-L02
ERJ CODE	*SOP032-P-0525-A
JEDEC CODE	

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE WEIGHT	1.2

CXK581000AP

32PIN DIP(PLASTIC) 600MIL



PACKAGE STRUCTURE

SONY CODE	DIP-32P-01
ERJ CODE	*DIP32-P-0600-A
JEDEC CODE	

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE WEIGHT	4.5g